Intel B940 Datasheet Page 193

  • Download
  • Add to my manuals
  • Print
  • Page
    / 360
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 192
Datasheet, Volume 2 193
Processor Configuration Registers
26 W 0b
Queued Invalidation Enable (QIE)
This field is valid only for implementations supporting queued invalidations.
Software writes to this field to enable or disable queued invalidations.
0 = Disable queued invalidations.
1 = Enable use of queued invalidations.
Hardware reports the status of queued invalidation enable operation through
QIES field in the Global Status register.
Refer to the VTd specification for software requirements for enabling/disabling
queued invalidations.
The value returned on a read of this field is undefined.
25 W 0b
Interrupt Remapping Enable (IRE)
This field is valid only for implementations supporting interrupt remapping.
0 = Disable interrupt-remapping hardware
1 = Enable interrupt-remapping hardware. Hardware reports the status of the
interrupt remapping enable operation through the IRES field in the Global
Status register.
There may be active interrupt requests in the platform when software updates
this field. Hardware must enable or disable interrupt-remapping logic only at
deterministic transaction boundaries, so that any in-flight interrupts are either
subject to remapping or not at all. Hardware implementations must drain any
in-flight interrupts requests queued in the Root-Complex before completing the
interrupt-remapping enable command and reflecting the status of the command
through the IRES field in the Global Status register. The value returned on a
read of this field is undefined.
24 W 0b
Set Interrupt Remap Table Pointer (SIRTP)
This field is valid only for implementations supporting interrupt-remapping.
Software sets this field to set/update the interrupt remapping table pointer
used by hardware. The interrupt remapping table pointer is specified through
the Interrupt Remapping Table Address register.
Hardware reports the status of the interrupt remapping table pointer set
operation through the IRTPS field in the Global Status register. The interrupt
remap table pointer set operation must be performed before enabling or re-
enabling (after disabling) interrupt-remapping hardware through the IRE field.
After an interrupt remap table pointer set operation, software must globally
invalidate the interrupt entry cache. This is required to ensure hardware uses
only the interrupt-remapping entries referenced by the new interrupt remap
table pointer, and not any stale cached entries.
While interrupt remapping is active, software may update the interrupt
remapping table pointer through this field. However, to ensure valid in-flight
interrupt requests are deterministically remapped, software must ensure that
the structures referenced by the new interrupt remap table pointer are
programmed to provide the same remapping results as the structures
referenced by the previous interrupt remap table pointer. Clearing this bit has
no effect. The value returned on a read of this field is undefined.
23 W 0b
Compatibility Format Interrupt (CFI)
This field is valid only for Intel 64 implementations supporting interrupt-
remapping. Software writes to this field to enable or disable Compatibility
Format interrupts on Intel 64 platforms. The value in this field is effective only
when interrupt-remapping is enabled and Legacy Interrupt Mode is active.
0 = Block Compatibility format interrupts.
1 = Process Compatibility format interrupts as pass-through (bypass interrupt
remapping).
Hardware reports the status of updating this field through the CFIS field in the
Global Status register.
Refer to the VTd specification for details on Compatibility Format interrupt
requests.
The value returned on a read of this field is undefined.
This field is not implemented.
22:0 RO 000000h Reserved
B/D/F/Type: 0/0/0/VC0PREMAP
Address Offset: 18–1Bh
Reset Value: 00000000h
Access: W, WO, RO
Bit Attr
Reset
Value
Description
Page view 192
1 2 ... 188 189 190 191 192 193 194 195 196 197 198 ... 359 360

Comments to this Manuals

No comments