Intel B940 Datasheet Page 5

  • Download
  • Add to my manuals
  • Print
  • Page
    / 360
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 4
Datasheet, Volume 2 5
2.8.37 SSKPD—Sticky Scratchpad Data Register ...............................................94
2.8.38 TSC1—Thermal Sensor Control 1 Register ..............................................94
2.8.39 TSS1—Thermal Sensor Status 1 Register................................................95
2.8.40 TR1—Thermometer Read 1 Register ......................................................95
2.8.41 TOF1—Thermometer Offset 1 Register ...................................................96
2.8.42 RTR1—Relative Thermometer Read 1 Register.........................................96
2.8.43 TSTTPA1—Thermal Sensor Temperature Trip Point A1 Register..................97
2.8.44 TSTTPB1—Thermal Sensor Temperature Trip Point B1 Register..................98
2.8.45 TS10BITMCTRL—Thermal Sensor 10-bit Mode Control Register..................98
2.8.46 HWTHROTCTRL1—Hardware Throttle Control 1 Register ...........................99
2.8.47 TIS1—Thermal Interrupt Status 1 Register ........................................... 100
2.8.48 TERATE—Thermometer Mode Enable and Rate Register.......................... 102
2.8.49 TERRCMD—Thermal Error Command Register ....................................... 103
2.8.50 TSMICMD—Thermal SMI Command Register ......................................... 104
2.8.51 TSCICMD—Thermal SCI Command Register.......................................... 105
2.8.52 TINTRCMD—Thermal INTR Command Register ...................................... 106
2.8.53 EXTTSCS—External Thermal Sensor Control and Status Register ............. 107
2.8.54 DDRMPLL1—DDR PLL BIOS Register .................................................... 109
2.9 EPBAR Registers.............................................................................................. 110
2.9.1 EPPVCCAP1—EP Port VC Capability Register 1 ....................................... 110
2.9.2 EPPVCCTL—EP Port VC Control Register................................................ 110
2.9.3 EPVC0RCTL—EP VC 0 Resource Control Register.................................... 111
2.9.4 EPVC0RCAP—EP VC 0 Resource Capability Register................................ 112
2.9.5 EPVC1RCTL—EP VC 1 Resource Control Register.................................... 113
2.9.6 EPVC1RSTS—EP VC 1 Resource Status Register..................................... 114
2.10 PCI Device 1 Registers..................................................................................... 115
2.10.1 VID1—Vendor Identification Register ................................................... 117
2.10.2 DID1—Device Identification Register.................................................... 117
2.10.3 PCICMD1—PCI Command Register....................................................... 117
2.10.4 PCISTS1—PCI Status Register............................................................. 119
2.10.5 RID1—Revision Identification Register.................................................. 120
2.10.6 CC1—Class Code Register................................................................... 120
2.10.7 CL1—Cache Line Size Register ............................................................ 121
2.10.8 HDR1—Header Type Register.............................................................. 121
2.10.9 PBUSN1—Primary Bus Number Register ............................................... 121
2.10.10 SBUSN1—Secondary Bus Number Register ........................................... 122
2.10.11 SUBUSN1—Subordinate Bus Number Register....................................... 122
2.10.12 IOBASE1—I/O Base Address Register................................................... 123
2.10.13 IOLIMIT1—I/O Limit Address Register.................................................. 123
2.10.14 SSTS1—Secondary Status Register...................................................... 124
2.10.15 MBASE1—Memory Base Address Register ............................................. 125
2.10.16 MLIMIT1—Memory Limit Address Register ............................................ 126
2.10.17 PMBASE1—Prefetchable Memory Base Address Register ......................... 127
2.10.18 PMLIMIT1—Prefetchable Memory Limit Address Register......................... 128
2.10.19 PMBASEU1—Prefetchable Memory Base Address Upper Register .............. 128
2.10.20 PMLIMITU1—Prefetchable Memory Limit Address Upper Register.............. 129
2.10.21 CAPPTR1—Capabilities Pointer Register ................................................ 129
2.10.22 INTRLINE1—Interrupt Line Register..................................................... 130
2.10.23 INTRPIN1—Interrupt Pin Register ........................................................ 130
2.10.24 BCTRL1—Bridge Control Register......................................................... 131
2.10.25 MSAC—Multi Size Aperture Control Register.......................................... 132
2.10.26 PM_CAPID1—Power Management Capabilities Register........................... 133
2.10.27 PM_CS1—Power Management Control/Status Register............................ 134
2.10.28 SS_CAPID—Subsystem ID and Vendor ID Capabilities Register................ 135
2.10.29 SS—Subsystem ID and Subsystem Vendor ID Register........................... 135
2.10.30 MSI_CAPID—Message Signaled Interrupts Capability ID Register............. 136
Page view 4
1 2 3 4 5 6 7 8 9 10 ... 359 360

Comments to this Manuals

No comments