Intel B940 Datasheet Page 353
- Page / 360
- Table of contents
- BOOKMARKS
Rated. / 5. Based on customer reviews
Datasheet, Volume 2 353
Intel
®
QuickPath Architecture System Address Decode Register Description
3.6.4 SAD_SMRAM
This register is for legacy 9Dh address space.
Note: This register must be programmed consistently with any other registers controlling
access to SMM space within the system, such as on IOH devices if present.
Device: 0
Function: 1
Offset: 4Ch
Access as a Dword
Bit Type
Reset
Value
Description
31:15 RV 0 Reserved
14 RW 0
SMM Space Open (D_OPEN)
When D_OPEN=1 and D_LCK=0, the SMM space DRAM is made visible even
when SMM decode is not active. This is intended to help BIOS initialize SMM
space. Software should ensure that D_OPEN=1 and D_CLS=1 are not set at
the same time.
13 RW 0
SMM Space Closed (D_CLS)
When D_CLS = 1 SMM space DRAM is not accessible to data references,
even if SMM decode is active. Code references may still access SMM space
DRAM. This will allow SMM software to reference through SMM space to
update the display even when SMM is mapped over the VGA range.
Software should ensure that D_OPEN=1 and D_CLS=1 are not set at the
same time.
12 RW1S 0
SMM Space Locked (D_LCK)
When D_LCK is set to 1 then D_OPEN is reset to 0 and D_LCK, D_OPEN,
C_BASE_SEG, G_SMRAME, PCIEXBAR, (DRAM_RULEs and
INTERLEAVE_LISTs) become read only. D_LCK can be set to 1 using a
normal configuration space write but can only be cleared by a Reset. The
combination of D_LCK and D_OPEN provide convenience with security. The
BIOS can use the D_OPEN function to initialize SMM space and then use
D_LCK to "lock down" SMM space in the future so that no application
software (or BIOS itself) can violate the integrity of SMM space, even if the
program has knowledge of the D_OPEN function. Note that TAD does not
implement this lock.
11 RW 0
Global SMRAM Enable (G_SMRAME)
If set to a 1, then Compatible SMRAM functions are enabled, providing
128 KB of DRAM accessible at the A0000h address while in SMM (ADSB with
SMM decode). To enable Extended SMRAM function this bit has to be set to
1. Once D_LCK is set, this bit becomes read only.
10:8 RO –
Compatible SMM Space Base Segment (C_BASE_SEG)
This field indicates the location of SMM space. SMM DRAM is not remapped.
It is simply made visible if the conditions are right to access SMM space,
otherwise the access is forwarded to HI. Only SMM space between A0000h
and BFFFFh is supported so this field is hard wired to 010.
7:0 RV – Reserved
- Datasheet – Volume 2 1
- Legal Lines and Disclaimers 2
- Contents 3
- 4 Datasheet, Volume 2 4
- Datasheet, Volume 2 5 5
- 6 Datasheet, Volume 2 6
- Datasheet, Volume 2 7 7
- 8 Datasheet, Volume 2 8
- Datasheet, Volume 2 9 9
- 10 Datasheet, Volume 2 10
- Datasheet, Volume 2 11 11
- Revision History 12
- 1 Introduction 13
- Introduction 14
- 2 Processor Configuration 15
- 2.2 System Address Map 17
- 18 Datasheet, Volume 2 18
- 2.2.1 Legacy Address Range 19
- Datasheet, Volume 2 21 21
- 2.2.2.2 TSEG 22
- 2.2.2.5 Pre-allocated Memory 23
- 2.2.2.7 Intel 24
- Management Engine (Intel 24
- ME) UMA 24
- Datasheet, Volume 2 25 25
- 2.2.2.10 High BIOS Area 26
- Datasheet, Volume 2 27 27
- 2.2.3.1 Programming Model 28
- HOST/SYSTEM VIEW 29
- PHYSICAL MEMORY 29
- (DRAM CONTROLLER VIEW) 29
- Datasheet, Volume 2 33 33
- 34 Datasheet, Volume 2 34
- 2.2.9 I/O Address Space 35
- 36 Datasheet, Volume 2 36
- Datasheet, Volume 2 37 37
- 2.4 Configuration Mechanisms 38
- Datasheet, Volume 2 39 39
- 40 Datasheet, Volume 2 40
- Datasheet, Volume 2 41 41
- 42 Datasheet, Volume 2 42
- Datasheet, Volume 2 43 43
- 2.6 I/O Mapped Registers 44
- 2.7.6 CC—Class Code Register 49
- TXT Lockable 54
- 1:0 to 11b 56
- 4) from 58
- B0h, bits 15:4) 58
- 2.8 MCHBAR Registers 66
- 00h RW 67
- Register Symbol Register Name 67
- 208–209h 73
- 20A–20Bh 74
- 24D–24Fh 74
- 250-251h 75
- 252–255h 76
- 256–257h 77
- 258–25Ah 77
- 269–26Eh 79
- 298–29Bh 82
- 29C–29Fh 84
- 2B4–2B7h 84
- 600–601h 86
- 602–603h 86
- 604–605h 86
- 64D–64Fh 88
- 650–651h 88
- 652–655h 89
- 656–657h 90
- 658–65Ah 90
- 660–663h 91
- 6B4–6B7h 93
- C20–C27h 94
- 1001–1002h 94
- 1004–1005h 95
- 101E–101Fh 100
- Register 107
- 10EC–10EDh 108
- 2C20–2C22h 109
- 2.9 EPBAR Registers 110
- 2.10 PCI Device 1 Registers 115
- PCI device 117
- Port Command Register 140
- 11:10 RW-O 11b 143
- OS's during run time 155
- 104–107h 156
- 108–10Bh 157
- 10C–10Dh 157
- 110–113h 158
- 23 RO 0b Reserved 158
- 114–117h 158
- 11A–11Bh 159
- 2.12 DMIBAR Registers 161
- Declaration Capability 169
- 2.13.6 CC—Class Code Register 177
- Range Address Register 179
- GMADR register 180
- 2.14 Device 2 I/O Registers 183
- 100–107h 211
- 108–10Fh 212
- 200–20Fh 214
- F00–F03h 215
- F04–F07h 216
- Dedication 217
- F08–F0Bh 218
- FFC–FFFh 219
- 2.16 DMI VC1 REMAP Registers 221
- 2.17.2 GFXPLL1—GFX PLL BIOS 254
- 2.18 GFXVTBAR Registers 255
- Address Register 281
- 2.19 PCI Device 6 Registers 288
- 2.19.45 RSTS—Root Status 327
- 2.21 Intel 332
- Specific Registers 332
- 110–117h 333
- 330–337h 333
- Lower Half Register 334
- Upper Half Register 334
- QuickPath Architecture 335
- System Address Decode 335
- Register Description 335
- QPI Link 0 Registers 340
- QPI Physical 0 Registers 341
- 3.4 PCI Standard Registers 342
- 3.4.4 CCR—Class Code Register 344
- Identification Register 345
- 3.4.7 PCICMD—Command Register 346
- 3.5.1 MAX_RTIDS 349
- 3.6.1 SAD_PAM0123 349
- 3.6.2 SAD_PAM456 351
- 3.6.3 SAD_HEN 352
- 3.6.4 SAD_SMRAM 353
- 3.6.5 SAD_PCIEXBAR 354
- 3.7 Intel 356
- QPI Link Registers 356
- 3.8 Intel 357
- QPI Physical Layer Registers 357
- 360 Datasheet, Volume 2 360
Related products and manuals for Processors Intel B940
Processors Intel core 2 Duo T5850 Specifications
(292 pages)
(292 pages)
Processors Intel AT80569KJ073N Datasheet
(102 pages)
(102 pages)
Neff S42D30N1EU manuals
Owner’s manuals and user’s guides for Dishwashers Neff S42D30N1EU.
We providing 1 pdf manuals Neff S42D30N1EU for download free by document types: User Manual
Table of contents
Einstellen
10
, Klarspüler
11
- Geschirr
13
Besteckkorb
14
Etagere *
15
. Reiniger
17
Programmende
23
Sprüharme
25
Aufstellung
36
Demontage
37
Transport
38
:DUQXQJ
39
*9000778737*
40
More products and manuals for Dishwashers Neff
| Models | Document Type |
|---|---|
| S41U69N1EU |
User Manual
Neff S41U69N1EU Benutzerhandbuch,
44 pages
|
| S51N53X3EU |
User Manual
Neff S51N53X3EU Benutzerhandbuch,
46 pages
|
| S51N58X2EU |
User Manual
Neff S51N58X2EU Benutzerhandbuch,
42 pages
|
| S41N69N3EU |
User Manual
Neff S41N69N3EU Benutzerhandbuch,
30 pages
|
| S41D50B1EU |
User Manual
Neff S41D50B1EU Benutzerhandbuch,
40 pages
|
| S51U69X1EU |
User Manual
Neff S51U69X1EU Benutzerhandbuch,
44 pages
|
| S51N53X4EU |
User Manual
Neff S51N53X4EU Benutzerhandbuch,
44 pages
|
| S52L50X0EU |
User Manual
Neff S52L50X0EU Benutzerhandbuch,
42 pages
|
| S51L68X1EU |
User Manual
Neff S51L68X1EU Benutzerhandbuch,
42 pages
|
| S51N65X6EU |
User Manual
Neff S51N65X6EU Benutzerhandbuch,
44 pages
|
| S21M85N8DE |
User Manual
Neff S21M85N8DE Benutzerhandbuch,
44 pages
|
| S41M50N5EU |
User Manual
Neff S41M50N5EU Benutzerhandbuch,
44 pages
|
| S51N58X7EU |
User Manual
Neff S51N58X7EU Benutzerhandbuch,
44 pages
|
| S52N69X9EU |
User Manual
Neff S52N69X9EU Benutzerhandbuch,
44 pages
|
| S42N65N6EU |
User Manual
Neff S42N65N6EU Benutzerhandbuch,
42 pages
|
| S51D50X2EU |
User Manual
Neff S51D50X2EU Benutzerhandbuch,
42 pages
|
| S51N65X9EU |
User Manual
Neff S51N65X9EU Benutzerhandbuch,
44 pages
|
| S72N65X4EU |
User Manual
Neff S72N65X4EU Benutzerhandbuch,
44 pages
|
| S41N53B7EU |
User Manual
Neff S41N53B7EU Benutzerhandbuch,
42 pages
|
| S42D50N1EU |
User Manual
Neff S42D50N1EU Benutzerhandbuch,
42 pages
|
© 2020, manymanuals.com. All rights reserved. | 0.069 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comments to this Manuals