Intel B940 Datasheet Page 268

  • Download
  • Add to my manuals
  • Print
  • Page
    / 360
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 267
Processor Configuration Registers
268 Datasheet, Volume 2
2.18.8 FSTS_REG—Fault Status Register
This register indicates the various error statuses.
B/D/F/Type: 0/2/0/GFXVTBAR
Address Offset: 34–37h
Reset Value: 00000000h
Access: RO, RW1C-S, RO-V-S
Bit Attr
Reset
Value
Description
31:16 RO 0000h
Reserved
15:8 RO-V-S 00h
Fault Record Index (FRI)
This field is valid only when the PPF field is Set.
The FRI field indicates the index (from base) of the fault recording register to
which the first pending fault was recorded when the PPF field was Set by
hardware.
The value read from this field is undefined when the PPF field is Clear.
7RO 0bReserved
6RO 0b
Invalidation Time-out Error (ITE)
Hardware detected a Device-IOTLB invalidation completion time-out. At this
time, a fault event may be generated based on the programming of the Fault
Event Control register.
Hardware implementations not supporting Device-IOTLBs implement this bit
as reserved.
5RO 0b
Invalidation Completion Error (ICE)
Hardware received an unexpected or invalid Device-IOTLB invalidation
completion. This could be due to either an invalid ITag or invalid source-id in
an invalidation completion response. At this time, a fault event may be
generated based on the programming of the Fault Event Control register.
Hardware implementations not supporting Device-IOTLBs implement this bit
as reserved.
4RO 0b
Invalidation Queue Error (IQE)
Hardware detected an error associated with the invalidation queue. This
could be due to either a hardware error while fetching a descriptor from the
invalidation queue, or hardware detecting an erroneous or invalid descriptor
in the invalidation queue. At this time, a fault event may be generated based
on the programming of the Fault Event Control register.
Hardware implementations not supporting queued invalidations implement
this bit as reserved.
3RO 0b
Advanced Pending Fault (APF)
When this field is Clear, hardware sets this field when the first fault record (at
index 0) is written to a fault log. At this time, a fault event is generated
based on the programming of the Fault Event Control register.
Software writing 1 to this field clears it. Hardware implementations not
supporting advanced fault logging implement this bit as reserved.
2RO 0b
Advanced Fault Overflow (AFO)
Hardware sets this field to indicate advanced fault log overflow condition. At
this time, a fault event is generated based on the programming of the Fault
Event Control register.
Software writing 1 to this field clears it. Hardware implementations not
supporting advanced fault logging implement this bit as reserved.
Page view 267
1 2 ... 263 264 265 266 267 268 269 270 271 272 273 ... 359 360

Comments to this Manuals

No comments