Intel B940 Datasheet Page 53

  • Download
  • Add to my manuals
  • Print
  • Page
    / 360
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 52
Datasheet, Volume 2 53
Processor Configuration Registers
2.7.13 GGC—Graphics Control Register
All the bits in this register are Intel TXT lockable.
B/D/F/Type: 0/0/0/PCI
Address Offset: 52–53h
Reset Value: 0030h
Access: RW-L, RO
Bit Attr
Reset
Value
Description
15:12 RO 0h Reserved
11:8 RW-L 0h
GTT Graphics Memory Size (GGMS)
This field is used to select the amount of main memory that is pre-allocated
to support the Internal Graphics Translation Table. The BIOS ensures that
memory is pre-allocated only when internal graphics is enabled.
Memory pre-allocated for internal graphics is assumed to be a contiguous
physical DRAM space with memory pre-allocated for data, and BIOS needs to
allocate a contiguous memory chunk. Hardware will drive the base of
memory pre-allocated for internal graphics from memory pre-allocated for
data, only using the memory pre-allocated for graphics size programmed in
the register.
0h = No memory pre-allocated. GTT cycles (memory and I/O) are not
claimed.
1h =No VT mode, 1 MB of memory pre-allocated for GTT.
3h =No VT mode, 2 MB of memory pre-allocated for GTT.
9h =VT mode, 2 MB of memory pre-allocated for 1 MB of Global GTT and
1 MB for Shadow GTT.
Ah =VT mode, 3 MB of memory pre-allocated for 1.5 MB of Global GTT and
1.5 MB for Shadow GTT.
Bh =VT mode, 4 MB of memory pre-allocated for 2 MB of Global GTT and
2 MB for Shadow GTT.
All unspecified encodings of this register field are reserved, hardware
functionality is not ensured if used.
This register is locked and becomes read only when CMD.LOCK.MEMCONFIG
is received or when ME_SM_LOCK is set to 1.
7:4 RW-L 3h
Graphics Mode Select (GMS)
This field is used to select the amount of Main Memory that is pre-allocated to
support the Internal Graphics device in VGA (non-linear) and Native (linear)
modes. The BIOS ensures that memory is pre-allocated only when Internal
graphics is enabled.
0h = No memory pre-allocated. Device 2 (IGD) does not claim VGA cycles
(Memory and IO), and the Sub-Class Code field within Device 2,
Function 0 Class Code register is 80h.
1h-4h = Reserved.
5h-Dh =DVMT (UMA) mode, memory pre-allocated for frame buffer, in
quantities as shown in the Encoding table.
Eh-Fh = Reserved.
This register is locked and becomes read only when CMD.LOCK.MEMCONFIG
is received or when ME_SM_LOCK is set to 1.
Hardware does not clear or set any of these bits automatically based on IGD
being disabled/enabled.
BIOS Requirement: BIOS must not set this field to 0h if IVD (bit 1 of this
register) is 0.
0h = No memory pre-allocated
5h = 32 MB
6h = 48 MB
7h = 64 MB
8h = 128 MB
9h = 256 MB
Ah = 96 MB
Bh = 160 MB
Ch = 224 MB
Dh = 352 MB
Page view 52
1 2 ... 48 49 50 51 52 53 54 55 56 57 58 ... 359 360

Comments to this Manuals

No comments