Intel LF80537GG0252M Datasheet Page 12

  • Download
  • Add to my manuals
  • Print
  • Page
    / 113
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 11
Low Power Features
12 Datasheet
Figure 1. Core Low-Power States
C2
C0
Stop
Grant
Core state
break
P_LVL2 or
MWAIT(C2)
C3
Core
state
break
P_LVL3 or
MWAIT(C3)
C1/MWAIT
Core state
break
MWAIT(C1)
C1/Auto
Halt
Halt break
HLT instruction
C4
† ‡
/C6
Core State
break
P_LVL4 or
P_LVL5/P_LVL6
ø
MWAIT(C4/C6)
STPCLK#
deasserted
STPCLK#
asserted
STPCLK#
deasserted
STPCLK#
asserted
STPCLK#
deasserted
STPCLK#
asserted
halt break = A20M# transition, INIT#, INTR, NMI, PREQ#, RESET#, SMI#, or APIC interrupt
core state break = (halt break OR Monitor event) AND STPCLK# high (not asserted)
† — STPCLK# assertion and de-assertion have no effect if a core is in C2, C3, or C4.
‡ — Core C4 state supports the package level Deep C4 sub-state.
Ø — P_LVL5/P_LVL6 read is issued once the L2 cache is reduced to zero.
Page view 11
1 2 ... 7 8 9 10 11 12 13 14 15 16 17 ... 112 113

Comments to this Manuals

No comments