Intel B940 Datasheet Page 9
- Page / 360
- Table of contents
- BOOKMARKS
Rated. / 5. Based on customer reviews
Datasheet, Volume 2 9
2.18.27 IVA_REG—Invalidate Address Register................................................. 283
2.18.28 IOTLB_REG—IOTLB Invalidate Register................................................ 284
2.18.29 FRCD_REG—Fault Recording Registers ................................................. 286
2.18.30 VTPOLICY—VT Policy Register............................................................. 287
2.19 PCI Device 6 Registers..................................................................................... 288
2.19.1 VID6—Vendor Identification Register ................................................... 289
2.19.2 DID6—Device Identification Register.................................................... 290
2.19.3 PCICMD6—PCI Command Register....................................................... 290
2.19.4 PCISTS6—PCI Status Register............................................................. 292
2.19.5 RID6—Revision Identification Register.................................................. 293
2.19.6 CC6—Class Code Register................................................................... 293
2.19.7 CL6—Cache Line Size Register ............................................................ 294
2.19.8 HDR6—Header Type Register.............................................................. 294
2.19.9 PBUSN6—Primary Bus Number Register ............................................... 294
2.19.10 SBUSN6—Secondary Bus Number Register ........................................... 295
2.19.11 SUBUSN6—Subordinate Bus Number Register....................................... 295
2.19.12 IOBASE6—I/O Base Address Register................................................... 296
2.19.13 IOLIMIT6—I/O Limit Address Register.................................................. 296
2.19.14 SSTS6—Secondary Status Register...................................................... 297
2.19.15 MBASE6—Memory Base Address Register ............................................. 298
2.19.16 MLIMIT6—Memory Limit Address Register ............................................ 299
2.19.17 PMBASE6—Prefetchable Memory Base Address Register ......................... 300
2.19.18 PMLIMIT6—Prefetchable Memory Limit Address Register......................... 301
2.19.19 PMBASEU6—Prefetchable Memory Base Address Upper Register .............. 302
2.19.20 PMLIMITU6—Prefetchable Memory Limit Address Upper Register.............. 303
2.19.21 CAPPTR6—Capabilities Pointer Register ................................................ 303
2.19.22 INTRLINE6—Interrupt Line Register..................................................... 304
2.19.23 INTRPIN6—Interrupt Pin Register ........................................................ 304
2.19.24 BCTRL6—Bridge Control Register......................................................... 304
2.19.25 PM_CAPID6—Power Management Capabilities Register........................... 306
2.19.26 PM_CS6—Power Management Control/Status Register............................ 307
2.19.27 SS_CAPID—Subsystem ID and Vendor ID Capabilities Register................ 308
2.19.28 SS—Subsystem ID and Subsystem Vendor ID Register........................... 308
2.19.29 MSI_CAPID—Message Signaled Interrupts Capability ID Register............. 309
2.19.30 MC—Message Control Register ............................................................ 310
2.19.31 MA—Message Address Register ........................................................... 311
2.19.32 MD—Message Data Register ............................................................... 311
2.19.33 PEG_CAPL—PCI Express-G Capability List Register................................. 311
2.19.34 PEG_CAP—PCI Express-G Capabilities Register...................................... 312
2.19.35 DCAP—Device Capabilities Register...................................................... 312
2.19.36 DCTL—Device Control Register............................................................ 313
2.19.37 DSTS—Device Status Register............................................................. 314
2.19.38 LCAP—Link Capabilities Register.......................................................... 315
2.19.39 LCTL—Link Control Register................................................................ 317
2.19.40 LSTS—Link Status Register................................................................. 319
2.19.41 SLOTCAP—Slot Capabilities Register .................................................... 320
2.19.42 SLOTCTL—Slot Control Register .......................................................... 322
2.19.43 SLOTSTS—Slot Status Register ........................................................... 324
2.19.44 RCTL—Root Control Register............................................................... 326
2.19.45 RSTS—Root Status............................................................................ 327
2.19.46 PEGLC—PCI Express-G Legacy Control Register..................................... 327
2.20 Device 6 Extended Configuration Registers ......................................................... 328
2.20.1 PVCCAP1—Port VC Capability Register 1............................................... 328
2.20.2 PVCCAP2—Port VC Capability Register 2............................................... 329
2.20.3 PVCCTL—Port VC Control Register ....................................................... 329
2.20.4 VC0RCAP—VC0 Resource Capability Register......................................... 330
- Datasheet – Volume 2 1
- Legal Lines and Disclaimers 2
- Contents 3
- 4 Datasheet, Volume 2 4
- Datasheet, Volume 2 5 5
- 6 Datasheet, Volume 2 6
- Datasheet, Volume 2 7 7
- 8 Datasheet, Volume 2 8
- Datasheet, Volume 2 9 9
- 10 Datasheet, Volume 2 10
- Datasheet, Volume 2 11 11
- Revision History 12
- 1 Introduction 13
- Introduction 14
- 2 Processor Configuration 15
- 2.2 System Address Map 17
- 18 Datasheet, Volume 2 18
- 2.2.1 Legacy Address Range 19
- Datasheet, Volume 2 21 21
- 2.2.2.2 TSEG 22
- 2.2.2.5 Pre-allocated Memory 23
- 2.2.2.7 Intel 24
- Management Engine (Intel 24
- ME) UMA 24
- Datasheet, Volume 2 25 25
- 2.2.2.10 High BIOS Area 26
- Datasheet, Volume 2 27 27
- 2.2.3.1 Programming Model 28
- HOST/SYSTEM VIEW 29
- PHYSICAL MEMORY 29
- (DRAM CONTROLLER VIEW) 29
- Datasheet, Volume 2 33 33
- 34 Datasheet, Volume 2 34
- 2.2.9 I/O Address Space 35
- 36 Datasheet, Volume 2 36
- Datasheet, Volume 2 37 37
- 2.4 Configuration Mechanisms 38
- Datasheet, Volume 2 39 39
- 40 Datasheet, Volume 2 40
- Datasheet, Volume 2 41 41
- 42 Datasheet, Volume 2 42
- Datasheet, Volume 2 43 43
- 2.6 I/O Mapped Registers 44
- 2.7.6 CC—Class Code Register 49
- TXT Lockable 54
- 1:0 to 11b 56
- 4) from 58
- B0h, bits 15:4) 58
- 2.8 MCHBAR Registers 66
- 00h RW 67
- Register Symbol Register Name 67
- 208–209h 73
- 20A–20Bh 74
- 24D–24Fh 74
- 250-251h 75
- 252–255h 76
- 256–257h 77
- 258–25Ah 77
- 269–26Eh 79
- 298–29Bh 82
- 29C–29Fh 84
- 2B4–2B7h 84
- 600–601h 86
- 602–603h 86
- 604–605h 86
- 64D–64Fh 88
- 650–651h 88
- 652–655h 89
- 656–657h 90
- 658–65Ah 90
- 660–663h 91
- 6B4–6B7h 93
- C20–C27h 94
- 1001–1002h 94
- 1004–1005h 95
- 101E–101Fh 100
- Register 107
- 10EC–10EDh 108
- 2C20–2C22h 109
- 2.9 EPBAR Registers 110
- 2.10 PCI Device 1 Registers 115
- PCI device 117
- Port Command Register 140
- 11:10 RW-O 11b 143
- OS's during run time 155
- 104–107h 156
- 108–10Bh 157
- 10C–10Dh 157
- 110–113h 158
- 23 RO 0b Reserved 158
- 114–117h 158
- 11A–11Bh 159
- 2.12 DMIBAR Registers 161
- Declaration Capability 169
- 2.13.6 CC—Class Code Register 177
- Range Address Register 179
- GMADR register 180
- 2.14 Device 2 I/O Registers 183
- 100–107h 211
- 108–10Fh 212
- 200–20Fh 214
- F00–F03h 215
- F04–F07h 216
- Dedication 217
- F08–F0Bh 218
- FFC–FFFh 219
- 2.16 DMI VC1 REMAP Registers 221
- 2.17.2 GFXPLL1—GFX PLL BIOS 254
- 2.18 GFXVTBAR Registers 255
- Address Register 281
- 2.19 PCI Device 6 Registers 288
- 2.19.45 RSTS—Root Status 327
- 2.21 Intel 332
- Specific Registers 332
- 110–117h 333
- 330–337h 333
- Lower Half Register 334
- Upper Half Register 334
- QuickPath Architecture 335
- System Address Decode 335
- Register Description 335
- QPI Link 0 Registers 340
- QPI Physical 0 Registers 341
- 3.4 PCI Standard Registers 342
- 3.4.4 CCR—Class Code Register 344
- Identification Register 345
- 3.4.7 PCICMD—Command Register 346
- 3.5.1 MAX_RTIDS 349
- 3.6.1 SAD_PAM0123 349
- 3.6.2 SAD_PAM456 351
- 3.6.3 SAD_HEN 352
- 3.6.4 SAD_SMRAM 353
- 3.6.5 SAD_PCIEXBAR 354
- 3.7 Intel 356
- QPI Link Registers 356
- 3.8 Intel 357
- QPI Physical Layer Registers 357
- 360 Datasheet, Volume 2 360
Related products and manuals for Processors Intel B940
Processors Intel core 2 Duo T5850 Specifications
(292 pages)
(292 pages)
Processors Intel AT80569KJ073N Datasheet
(102 pages)
(102 pages)
MTD 247-655A000 manuales
Manuales del propietario y guías del usuario para Aficionados MTD 247-655A000.
Ofrecemos 1 manuales en pdf MTD 247-655A000 para descargar gratis por tipos de documentos: Manual de usuario
Tabla de contenidos
Más productos y manuales para Aficionados MTD
| Modelos | Tipo de documento |
|---|---|
| 249-690A |
Manual de usuario
MTD 249-690A User Manual,
10 paginas
|
| 247-693-000 |
Manual de usuario
MTD 247-693-000 User Manual,
10 paginas
|
| 770-96-7D |
Manual de usuario
MTD 770-96-7D User Manual,
8 paginas
|
| 24695S |
Manual de usuario
MTD 24695S User Manual,
12 paginas
|
| 692 thru 693 |
Manual de usuario
MTD 692 thru 693 User Manual,
8 paginas
|
| 24695U |
Manual de usuario
MTD 24695U User Manual,
12 paginas
|
© 2020, manymanuals.com. All rights reserved. | 0.040 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comments to this Manuals