Intel CW8064701487007 Datasheet Page 14

  • Download
  • Add to my manuals
  • Print
  • Page
    / 172
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 13
Introduction
14 Datasheet, Volume 1
Processor on-die Reference Voltage (VREF) generation for both DDR3 Read
(RDVREF) and Write (VREFDQ)
1Gb, 2Gb, and 4Gb DDR3 DRAM device technologies are supported
Using 4Gb DRAM device technologies, the largest memory capacity possible is
32
GB, assuming Dual Channel Mode with four x8 dual ranked DIMM memory
configuration
Up to 64 simultaneous open pages, 32 per channel (assuming 8 ranks of 8 bank
devices)
Command launch modes of 1N/2N
On-Die Termination (ODT)
Asynchronous ODT
Intel
®
Fast Memory Access (Intel
®
FMA):
Just-in-Time Command Scheduling
Command Overlap
Out-of-Order Scheduling
1.2.2 PCI Express*
The PCI Express* lanes (PEG[15:0] TX and RX) are fully-compliant to the PCI
Express Base Specification, Revision 3.0, including support for 8.0 GT/s transfer
speeds.
PCI Express* supported configurations in mobile products
The port may negotiate down to narrower widths
Support for x16/x8/x4/x2/x1 widths for a single PCI Express* mode
2.5 GT/s, 5.0 GT/s and 8.0 GT/s PCI Express* frequencies are supported
Gen1 Raw bit-rate on the data pins Gen 2 Raw bit-rate on the data pins of 5.0 GT/s,
resulting in a real bandwidth per pair of 500 MB/s given the 8b/10b encoding used
to transmit data across this interface. This also does not account for packet
overhead and link maintenance.
Maximum theoretical bandwidth on the interface of 8 GB/s in each direction
simultaneously, for an aggregate of 16 GB/s when x16 Gen 2
Gen 3 raw bit-rate on the data pins of 8.0 GT/s, resulting in a real bandwidth per
pair of 984 MB/s using 128b/130b encoding to transmit data across this interface.
This also does not account for packet overhead and link maintenance.
Maximum theoretical bandwidth on the interface of 16 GB/s in each direction
simultaneously, for an aggregate of 32 GB/s when x16 Gen 3
Hierarchical PCI-compliant configuration mechanism for downstream devices
Traditional PCI style traffic (asynchronous snooped, PCI ordering)
Configuration Organization Mobile
1
1x8
Graphics, I/O
2x4
2 2x8 Graphics, I/O
3 1x16 Graphics, I/O
Page view 13
1 2 ... 9 10 11 12 13 14 15 16 17 18 19 ... 171 172

Comments to this Manuals

No comments