Intel 80C186XL User Manual Page 92

  • Download
  • Add to my manuals
  • Print
  • Page
    / 405
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 91
3-11
BUS INTERFACE UNIT
Figure 3-10. Address/Status Phase Signal Relationships
ALE
AD15:0
A19:16
CLKOUT
S2:0
BHE
T4
or TI
T1 T2
1
4
2
3
5
6
Valid
Valid
NOTES:
1. T
CHLH
T
CHSV
: Clock high to ALE high, S2:0 valid.
2. T
CLAV
: Clock low to address valid, BHE valid.
3. T
AVLL
: Address valid to ALE low (address setup to ALE).
4. T
CHLL
: Clock high to ALE low.
5. T
CLAZ
: Clock low to address invalid (address hold from clock low).
6. T
LLAX
: ALE low to address invalid (address hold from ALE).
Valid
Address
A1509-0A
Page view 91
1 2 ... 87 88 89 90 91 92 93 94 95 96 97 ... 404 405

Comments to this Manuals

No comments