Intel MFS5000SIB Datasheet download pdf (Page 17)

Intel® Compute Module MFS5000SI TPS 2BFunctional Architecture

Supported and Validated configuration : Slot is populated

Supported but not validated configuration : Slot is

populated

Slot is not populated

Mirroring: Y = Yes and indicates that configuration supports Memory Mirroring.

Sparing: Y(x) = Yes and indicates that configuration supports Memory Sparing.

Where x = 0: Sparing supported on Branch0 only

1: Sparing supported on Branch1 only

0,1: Sparing supported on both branches

Branch 0 Branch 1

Channel A Channel B Channel C Channel D

DIMM_A1 DIMM_A2 DIMM_B1 DIMM B2 DIMM C1 DIMM C2 DIMM D1 DIMM D2

Mirroring

Possible

Sparing

Possible

Y (0)

Y Y (0, 1)

Notes:

 Single channel mode is only tested and supported with a 512-MB x8 FBDIMM installed in DIMM

slot A1.

 The supported memory configurations must meet population rules defined above.

 For best performance, the number of DIMMs installed should be balanced across both memory

branches. For example, a four-DIMM configuration will perform better than a two-DIMM

configuration and should be installed in DIMM slots A1, B1, C1, and D1. An eight-DIMM

configuration will perform better then a six-DIMM configuration.

 Although mixed DIMM capacities (size, type, timing and/or rank) between channels is supported

by the memory controller, mixed DIMMs configurations are not validated or supported with the

Intel

Compute Module MFS5000SI. Refer to section 3.1.3.2 for supported and nonsupported

DIMM configuration information.

3.1.3.3.1 Minimum Non-Mirrored Mode Configuration

The server board is capable of supporting a minimum of one DIMM installed. However, for system

performance reasons, Intel’s recommendation is that at least 2 DIMMs be installed.

The following diagram shows the recommended minimum DIMM memory configuration. Populated DIMM

slots are shown in Grey.

Revision 1.4 11

Intel order number: E15154-007

1 2 ... 12 13 14 15 16 17 18 19 20 21 22 ... 49 50

No comments

Intel MFS5000SIB Datasheet Page 17