Intel CM8063701219000 Datasheet Page 254

  • Download
  • Add to my manuals
  • Print
  • Page
    / 296
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 253
Processor Configuration Registers
254 Datasheet, Volume 2
2.18.31 VTPOLICY—DMA Remap Engine Policy Control Register
This register contains all the policy bits related to the DMA remap engine.
B/D/F/Type: 0/0/0/GFXVTBAR
Address Offset: FF0–FF3h
Reset Value: 0000_0000h
Access: RO, RO-KFW, RW-KL, RW-L
Size: 32 bits
BIOS Optimal Default 0000h
Bit Attr
Reset
Value
RST/
PWR
Description
31 RW-KL 0b Uncore
DMA Remap Engine Policy Lock-Down (DMAR_LCKDN)
This bit protects all the DMA remap engine specific policy
configuration registers. Once this bit is set by software all the DMA
remap engine registers within the range F00h to FFCh will be read
only. This bit can only be cleared through platform reset.
30:0 RO 0h Reserved
Page view 253
1 2 ... 249 250 251 252 253 254 255 256 257 258 259 ... 295 296

Comments to this Manuals

No comments