Intel 41210 User Manual Page 64

  • Download
  • Add to my manuals
  • Print
  • Page
    / 64
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 63
64 Intel® 41210 Serial to Parallel PCI Bridge Design Guide
Design Guide Checklist
Table 24. JTAG Signals
Signal Recommendations Reason/Impact
TCK If not used for JTAG, leave as No Connect Internal pull-up
TDI If not used for JTAG, leave as No Connect Internal pull-up
TDO If not used for JTAG, leave as No Connect Internal pull-up
TMS If not used for JTAG, leave as No Connect Internal pull-up
TRST# Connect to ground via a 1Kpulldown resistor.
If TAP interface is not used this
should be tied to ground.
Page view 63
1 2 ... 59 60 61 62 63 64

Comments to this Manuals

No comments